A octal
B hexadecimal
C decimal
D binary
Share : |
A True
B False
Share : |
A hexadecimal
B octal
C decimal
D binary
Share : |
A False
B True
Share : |
A
True
B
False
Share : |
A
a circuit connected between the driver and load to condition a signal so that it is compatible with the load
B
any TTL circuit that is an input buffer stage
C
any gate that is a TTL operational amplifier designed to condition signals between NMOS transistors
D
a conditioning circuit connected between a standard TTL NAND gate and a standard TTL OR gate
Share : |