Download Aptitude Crack
img not found img not found

Sequential Logic Circuits

Q1: When the output of a tri-state shift register is disabled, the output level is placed in a:

A LOW state

B float state and a high impedance state

C float state

D high impedance state

ANS:D - float state and a high impedance state

No answer description is available.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.