Digital Design

Q1: The input levels to a flip-flop must be maintained for a minimum time period both before and after the edge of the clock signal is applied.

A True

B False

ANS:A - True

No answer description is available.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.