Digital Electronics - Engineering

Q1:

A 4 bit synchronous counter has flip flops having propagation delay of 50 ns each and AND gates having propagation delay of 20 ns each. The maximum frequency of clock pulses can be

A 20 MHz

B 50 MHz

C 14.3 MHz

D 5 MHz

ANS:C - 14.3 MHz

Maximum delay = 50 + 20 = 70 x 10-9 s. Hence .