Digital Electronics

Q1: A full adder is to be implemented using half adders and OR gates. A 4 bit parallel adder without any initial carry requires

A 8 half adders and 4 OR gates

B 8 half adders and 3 OR gates

C 7 half adders and 3 OR gates

D 7 half adders and 4 OR gates

ANS:C - 7 half adders and 3 OR gates

No answer description is available.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.