Download Aptitude Crack
img not found img not found

Digital Electronics

Q1: A pulse train can be delayed by a finite number of clock periods by using

A serial in-serial out shift register

B parallel in serial out shift register

C serial in-parallel out shift register

D parallel in parallel out shift register

ANS:A - serial in-serial out shift register

No answer description is available.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.