Q1: Assertion (A): In a parallel in-serial out shift register data is loaded one bit-at a time Reason (R): A serial in-serial out shift register can be used to introduce a time delay.

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.