Digital Electronics - Engineering

Q1:

In 2's complement addition, the carry generated in the last stage is

A added to LSB

B neglected

C added to bit next to MSB

D added to the bit next to LSB

ANS:B - neglected

No answer description is available.