Download Aptitude Crack
img not found img not found

Digital Electronics - Engineering

Q1:

In a clocked NAND latch, race condition occur when

A R and S are high CLK is low

B R and CLK are high and S is low

C R, S, CLK are high

D R, S, CLK are low

ANS:C - R, S, CLK are high

No answer description is available.