Download Aptitude Crack
img not found img not found

Digital Electronics

Q1: In a clocked NAND latch, race condition occur when

A R and S are high CLK is low

B R and CLK are high and S is low

C R, S, CLK are high

D R, S, CLK are low

ANS:C - R, S, CLK are high

No answer description is available.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.