Digital Electronics - Engineering

Q1:

In a D latch

A
data bit D is fed to S input and D to R input

B
data bit D is fed to R input and D to S input

C data bit D is fed to both R and S inputs

D
data bit D is not fed to any input

ANS:A -

data bit D is fed to S input and D to R input