In a positive-edge-triggered JK flip-flop, a low J and a low K produce __________ state. A high __________ on the rising edge of the clock.-A-inactive, resetB-active, resetC-active, toggleD-inactive, toggle-D-inactive, toggle

Question

APTITUDE CRACK · Accepted Answer

D inactive, toggle No answer description is available.

Digital Electronics - Engineering

In a positive-edge-triggered JK flip-flop, a low J and a low K produce state. A high on the rising edge of the clock.

For help Students Orientation
Mcqs Questions

Quick Links

Newsletter

Digital Electronics - Engineering

In a positive-edge-triggered JK flip-flop, a low J and a low K produce __________ state. A high __________ on the rising edge of the clock.

Solution

For help Students Orientation Mcqs Questions

In a positive-edge-triggered JK flip-flop, a low J and a low K produce state. A high on the rising edge of the clock.

For help Students Orientation
Mcqs Questions