Digital Electronics - Engineering

Q1:

In a positive edge triggered JK flip flop, J = 1, K = 0 and clock pulse is rising Q will

A be 0

B be 1

C show no change

D toggle

ANS:B - be 1

No answer description is available.