Networks Analysis and Synthesis - Engineering

Q1:

In a series RLC circuit p.f is lagging when f < resonance frequency.

A True

B False

ANS:B - False

When f < fr, XC > XL and p.f is leading.