Networks Analysis and Synthesis - Engineering

Q1:

In a series RLC circuit, p-f is leading if XC < XL.

A True

B False

ANS:B - False

If XC < XL power factor is lagging.