Digital Electronics - Engineering

Q1:

In level clocking the output can change

A on rising edge of clock cycle

B on falling edge of clock cycle

C during entire half cycle of the clock

D none of the above

ANS:C - during entire half cycle of the clock

No answer description is available.