Networks Analysis and Synthesis - Engineering

Q1:

In the circuit of figure

A Va would always lag Vb

B Va would always lead Vb

C Va and Vb would always be in phase

D Va may lag or lead Vb

ANS:B - Va would always lead Vb

Voltage across inductance leads the current and voltage across resistance is in phase with the current.