Networks Analysis and Synthesis

Q1:
In the circuit of figure is

A I1 will always lag I3

B I2 may be in phase or lag I3

C I3 will always lag I2

D I2 and I3 will be in phase

ANS:C - I3 will always lag I2

I3 is inductive current and must lag I2 which is capacitive current.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.