Digital Electronics

Q1: The sum S of A and B in a Half Adder can be implemented by using K NAND gates. The value of K is

A 3

B 4

C 5

D none of these

ANS:B - 4

No answer description is available.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.