Combinational Logic Analysis

Q1: Before an SOP implementation, the expression would require a total of how many gates?

A 1

B 2

C 4

D 5

Q2:
Implementing the expression AB + CDE using NAND logic, we get:

A (A)

B (B)

C (C)

D (D)

Q3:
Referring to the GAL diagram, which is the correct logic function?

A

B

C

D

Q4:
The Boolean SOP expression obtained from the truth table below is ________.

A

B

C

D None of these

Q5:
The following waveform pattern is for a(n) ________.

A 2-input AND gate

B 2-input OR gate

C Exclusive-OR gate

D None of the above

Q6:
The following waveform pattern is for a(n) ________.

A 2-input AND gate

B 2-input OR gate

C Exclusive-OR gate

D None of the above

Q7: A 4-variable AND-OR circuit produces a 0 at its Y output. Which combination of inputs is correct?

A A = 0, B = 0, C = 1, D = 1

B A = 1, B = 1, C = 0, D = 0

C A = 1, B = 1, C = 1, D = 1

D A = 1, B = 0, C = 1, D = 0

Q8: The output of an exclusive-NOR gate is 1. Which input combination is correct?

A A = 1, B = 0

B A = 0, B = 1

C A = 0, B = 0

D none of the above

Q9: To implement the expression , it takes one OR gate and ________.

A three AND gates and three inverters

B three AND gates and four inverters

C three AND gates

D one AND gate

Q10: A logic circuit with an output  consists of ________.

A two AND gates, two OR gates, two inverters

B three AND gates, two OR gates, one inverter

C two AND gates, one OR gate, two inverters

D two AND gates, one OR gate

Q11: Implementation of the Boolean expression  results in ________.

A three AND gates, one OR gate

B three AND gates, one NOT gate, one OR gate

C three AND gates, one NOT gate, three OR gates

D three AND gates, three OR gates

Q12: A 4-variable AND-OR circuit produces a 1 at its Y output. Which combination of inputs is correct?

A A = 0, B = 0, C = 0, D = 0

B A = 0, B = 1, C = 1, D = 0

C A = 1, B = 1, C = 0, D = 0

D A = 1, B = 0, C = 0, D = 0

Q13: The inverter can be produced with how many NAND gates?

A 1

B 2

C 3

D 4

Q14:
Implementing the expression with NOR logic, we get:

A (A)

B (B)

C (C)

D (D)

Q15: How many AND gates are required to implement the Boolean expression, ?

A 1

B 2

C 3

D 4

Q16: How many 2-input NOR gates does it take to produce a 2-input NAND gate?

A 1

B 2

C 3

D 4

Q17: One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, and C and one AND gate with inputs D and E is ________.

A

B

C

D

Q18: A 4-variable AND-OR-Invert circuit produces a 0 at its Y output. Which combination of inputs is correct?

A

B

C

D none of the above

Q19:
The following waveform pattern is for a(n) ________.

A 2-input AND gate

B 2-input OR gate

C Exclusive-OR gate

D None of the above

Q20: How many NOT gates are required to implement the Boolean expression, ?

A 1

B 2

C 4

D 5

Q21:
The 8-input XOR circuit shown has an output of Y = 1. Which input combination below (ordered A – H) is correct?

A 10111100

B 10111000

C 11100111

D 00011101

Q22:
Implementing the expression using NAND logic, we get:

A (A)

B (B)

C (C)

D (D)

Q23: One positive pulse with tw = 75 µs is applied to one of the inputs of an exclusive-OR circuit. A second positive pulse with tw = 15 µs is applied to the other input beginning 20 µs after the leading edge of the first pulse. Which statement describes the output in relation to the inputs?

A The exclusive-OR output is a 20 s pulse followed by a 40 s pulse, with a separation of 15 s between the pulses.

B The exclusive-OR output is a 20 s pulse followed by a 15 s pulse, with a separation of 40 s between the pulses.

C The exclusive-OR output is a 15 s pulse followed by a 40 s pulse.

D *The exclusive-OR output is a 20 s pulse followed by a 15 s pulse, followed by a 40 s pulse.


img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.