Memory and Storage

Q1: A DRAM has a RAS and a CAS because ________.

A the address lines are multiplexed to reduce pin count

B the RAS determines the operation mode and the CAS enables the tristate outputs

C the RAS latches in the address and the CAS latches in data

D None of the above

ANS:A - the address lines are multiplexed to reduce pin count

No answer description is available.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.