Shift Registers

Q1: Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line?

A 0

B 1

C 2

D 3

ANS:B - 1

In parallel_in for a single clock it will load the data. So before 1st bit appearing at output we require 1clock.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.