In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.-A-TrueB-False-B-False

Question

APTITUDE CRACK · Accepted Answer

B False No answer description is available.

Shift Registers - Technical MCQs

In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.

For help Students Orientation
Mcqs Questions

Quick Links

Newsletter

Shift Registers - Technical MCQs

In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.

Solution

For help Students Orientation Mcqs Questions

For help Students Orientation
Mcqs Questions