Digital System Projects Using HDL - Technical MCQs

Q1:

In the frequency counter, the control clock is derived from the ________ by frequency dividers controlled in the control and timing block.

A BCD counters

B system clock signal

C display register

D decoder/display

ANS:B - system clock signal

No answer description is available.