Describing Logic Circuits

In VHDL, the mode of a port does not define:

A an input.

B an output.

C both an input and an output.

D the TYPE of the bit.

ANS:D - the TYPE of the bit.

No answer description is available

Share :

img not found

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.