In VHDL, the mode of a port does not define:-A-an input.B-an output.C-both an input and an output.D-the TYPE of the bit.-D-the TYPE of the bit.

Question

APTITUDE CRACK · Accepted Answer

D the TYPE of the bit. No answer description is available

Describing Logic Circuits - Technical MCQs