Download Aptitude Crack
img not found img not found

Digital Arithmetic Operations and Circuits

Q1: In VHDL, what is a GENERATE statement?

A The start statement of a program

B Not used in VHDL or ADHL

C A way to get the computer to generate a program from a circuit diagram

D A way to tell the compiler to replicate several components

ANS:D - A way to tell the compiler to replicate several components

Generate statement is usually used to instantiate "arrays" of components. The generated parameter may be used to index array-type signals associated with component ports. Generate statement is particularly powerful when used with integer generics.



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.