Download Aptitude Crack
img not found img not found

Digital Arithmetic Operations and Circuits - Technical MCQs

Q1:

In VHDL, what is a GENERATE statement?

A The start statement of a program

B Not used in VHDL or ADHL

C A way to get the computer to generate a program from a circuit diagram

D A way to tell the compiler to replicate several components

ANS:D - A way to tell the compiler to replicate several components

Generate statement is usually used to instantiate "arrays" of components. The generated parameter may be used to index array-type signals associated with component ports. Generate statement is particularly powerful when used with integer generics.