Download Aptitude Crack
img not found img not found

Sequential Logic Circuits

Q1: Synchronous construction reduces the delay time of a counter to the delay of __________.

A all flip-flops and gates

B a single flip-flop and a gate

C all flip-flops and gates after a 3 count

D a single gate

ANS:B - a single flip-flop and a gate

No answer description is available. 



img not found
img

For help Students Orientation
Mcqs Questions

One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.