Sequential Logic Circuits - Technical MCQs

Q1:

Synchronous construction reduces the delay time of a counter to the delay of __________.

A all flip-flops and gates

B a single flip-flop and a gate

C all flip-flops and gates after a 3 count

D a single gate

ANS:B - a single flip-flop and a gate

No answer description is available.