

Sequential Logic Circuits - Technical MCQs
Q1: When the output of a tri-state shift register is disabled, the output level is placed in a:A float state
B LOW state
C high impedance state
D float state and a high impedance state
ANS:D - float state and a high impedance state No answer description is available. |


For help Students Orientation
Mcqs Questions
One stop destination for examination, preparation, recruitment, and more. Specially designed online test to solve all your preparation worries. Go wherever you want to and practice whenever you want, using the online test platform.